



A Professional Manufacturer of Display

Manufacturer Certificated



CERT. No.: 282Q19070712006



CERT. No.: 282E19070712007

Product Specification

Model: TOQ381XVT-01

3.81" AMOLED Display Module (1080*1200)

This module uses RoHS material

Tailor Pixels Technology Co., Ltd.

www.tailorpixels.com

tailor@tailorpixels.com

Ph: 86-755-8821 2653

Record of Revision

[illegible]

Contents

A.	General Specification	4
1.	Physical Specifications	4
2.	Pin Assignment	5
3.	Absolute Maximum Ratings	6
B.	DC Characteristics	7
1.	Typical Operating Conditions	7
2.	Display Current Consumption	8
3.	Recommend DC/DC Power IC Application Circuit	9
C.	AC Characteristics	10
1.	Display Video Timing	10
2.	Scan Direction	11
3.	MIPI Interface Characteristics	11
4.	Display RESET Timing Characteristics	14
5.	Recommended Operating Sequence	15
D.	Optical Specification	18
E.	Reliability Test Items	22
F.	Precautions	24
G.	Packing Information	25
H.	Outline Dimension	26

A. General Specification

1. Physical Specifications

NO	Item	unit	Specification	Remark
1	Screen Size	inch	3.81"	Diagonal
2	Display Resolution	--	1080(H) X 1200(V)	
3	Outline Dimension	mm	67.60 (H) x 78.95 (V) x 1.14(T)	
4	Active Area	mm	64.80 (H) x 72.0 (V)	
5	Pixel Pitch	um	60	
6	Color Configuration	--	R, G, B	
7	Color Depth	--	16.7M	8-bit x RGB
8	NTSC Ratio	%	100	CIE 1931
9	Display Mode	--	AMOLED	
10	Interface	--	MIPI DSI – Video Mode	
11	Driver IC		Raydium	RM69071

2. Pin Assignment

AMOLED Main FPC Pin assignment

#	Pin_name	I/O/P	Description
1	OVSS	P	OLED Power (Power IC need to follow TPS's suggestion)
2	OVSS	P	OLED Power (Power IC need to follow TPS's suggestion)
3	OVSS	P	OLED Power (Power IC need to follow TPS's suggestion)
4	OVDD	P	OLED Power (Power IC need to follow TPS's suggestion)
5	OVDD	P	OLED Power (Power IC need to follow TPS's suggestion)
6	OVDD	P	OLED Power (Power IC need to follow TPS's suggestion)
7	GND	G	Ground
8	D2N	I	MIPI DSI data
9	D2P	I	MIPI DSI data
10	GND	G	Ground
11	D0N	I/O	MIPI DSI data
12	D0P	I/O	MIPI DSI data
13	GND	G	Ground
14	CLKN	I	MIPI DSI clock
15	CLKP	I	MIPI DSI clock
16	GND	G	Ground
17	D1N	I	MIPI DSI data
18	D1P	I	MIPI DSI data
19	GND	G	Ground
20	D3N	I	MIPI DSI data
21	D3P	I	MIPI DSI data
22	GND	G	Ground
23	IOVCC	P	Display Driver Digital Power
24	IOVCC	P	Display Driver Digital Power
25	VCI	P	Display Driver Analog Power
26	VCI	P	Display Driver Analog Power
27	RESX	I	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.
28	SWIRE	O	DC/DC power IC control signal (Power IC need to follow TPS's suggestion)
29	AVDD_EN	O	DC/DC power IC control signal (Power IC need to follow TPS's suggestion)
30	MTP	P	Leave this pin OPEN
31	GND	G	Ground
32	AVDD	P	Display Driver IC Source Analog Power (Power IC need to follow TPS's suggestion)
33	AVDD	P	Display Driver IC Source Analog Power (Power IC need to follow TPS's suggestion)

34	OVDD	P	OLED Power (Power IC need to follow TPS's suggestion)
35	OVDD	P	OLED Power (Power IC need to follow TPS's suggestion)
36	OVDD	P	OLED Power (Power IC need to follow TPS's suggestion)
37	OVSS	P	OLED Power (Power IC need to follow TPS's suggestion)
38	OVSS	P	OLED Power (Power IC need to follow TPS's suggestion)
39	OVSS	P	OLED Power (Power IC need to follow TPS's suggestion)

Recommended connector: Hirose FH35C-39S-0.3SHW (50)

3. Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Unit	Remark
OLED Power supply	OVDD	-	4.6	V	
OLED Power supply	OVSS	-	-2.9	V	
Driver IC Source power supply	AVDD	-	5.8	V	
Digital Power supply	IOVCC	-0.3	+1.95	V	
Analog Power supply	VCI	-0.3	+3.2	V	

Note: If the module exceeds the absolute maximum ratings, it may be damaged permanently.

Also, if the module operates with the absolute maximum ratings for a long time, the reliability may drop.

B. DC Characteristics


1. Typical Operating Conditions

Item		Symbol	Min.	Typ.	Max.	Unit	Remark
OLED Power supply		OVDD	-	4.6	-	V	
OLED Power supply		OVSS	-	-2.9	-	V	
Driver IC Source power supply		AVDD	-	5.8	-	V	
Digital Power supply		IOVCC	1.65	1.80	1.95	V	
Analog Power supply		VCI	2.8	3.0	3.2	V	
Input Signal Voltage	H Level	V_{IH}	$0.8 \cdot IOVCC$	-	$IOVCC$	V	RESX
	L Level	V_{IL}	0	-	$0.2 \cdot IOVCC$	V	

Note 1: The operation is guaranteed under the recommended operating conditions only. The operation is not guaranteed if a quick voltage change occurs during the operation. To prevent the noise, a bypass capacitor must be inserted into the line closed to the power pin.


2. Display Current Consumption

Mode	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Normal	I _{AVDD}	AVDD = 5.8V VCI = 3V IOVCC = 1.8V OVDD = 4.6V OVSS = -2.9V 25°C	-	15	30	mA	Note 1
	I _{VCI}		-	3	3	mA	
	I _{IOVCC}		-	38	40	mA	
	I _{OVDD}		-	-	16	mA	Note 2
	I _{OVSS}		-	-	16	mA	
Deep Standby (DSTB=1)	I _{AVDD}	25°C	-	-	1	uA	Display Off
	I _{VCI}		-	-	3	mA	
	I _{IOVCC}		-	-	30	uA	
	I _{OVDD}		-	-	0	uA	
	I _{OVSS}		-	-	0	uA	



Note 1: Typ.

Max.




Note 2: 100 nits White.

3. Recommend DC/DC Power IC Application Circuit


Power IC

Vendor	Model
TI	TPS65632RTER
Richtek	RT4720A



Bill of Materials

	Value	Part Number	Manufacturer
C1	3 x 10 μ F	GRM21BR71A106KE51	Murata
C2, C6	10 μ F	GRM21BR71A106KE51	Murata
C3	2 x 10 μ F	GRM21BR71A106KE51	Murata
C4, C5	100nF	GRM21BR71E104KA01	Murata
L1, L3	4.7 μ H	XFL4020-4R7ML	CoilCraft
L2	10 μ H	MMPP252012-100N	Coil Master




Bill of Materials

Component	Value	Part Number	Manufacture
CIN	10 μ Fx3	GRM21BR71A106KE51	Murata
CVO1,CVO2,CVO3	10 μ F	GRM21BR71A106KE51	Murata
L1,L2	4.7 μ H	DFE252012C-4R7N	TOKO
L3	10 μ H	DFE252012C-100M	TOKO

TPS don't suggest use other power IC instead of TPS65632RTER/ RT4720A, since they don't be qualified by TPS.


C. AC Characteristics

1. Display Video Timing




Name	Quantity	Unit
Frame Rate	90	Hz
Line Time	9.17	us
H Sync	5	Dot
H Back Porch	90	Dot
H Active	1080	Dot
H Front Porch	100	Dot
H Total	1275	Dot
V Sync	3	Line
V Back Porch	3	Line
V Active	1200	Line
V Front Porch	6	Line
V Total	1212	Line

2. Scan Direction




3. MIPI Interface Characteristics


HS Data Transmission Burst



HS clock transmission



Turnaround Procedure




Timing Parameters

Symbol	Description	Min	Typ	Max	Unit
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of $T_{HS-TRAIL}$ to the beginning of $T_{CLK-TRAIL}$.	$60ns + 52*UI$			ns
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60			ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	300			ns
$T_{CLK-TERM-EN}$	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses $V_{IL,MAX}$.	Time for Dn to reach $V_{TERM-EN}$		38	ns
$T_{CLK-PREPARE}$	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38		95	ns
$T_{CLK-PRE}$	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8			UI
$T_{CLK-PREPARE} + T_{CLK-ZERO}$	$T_{CLK-PREPARE}$ + time that the transmitter drives the HS-0 state prior to starting the Clock.	300			ns
$T_{D-TERM-EN}$	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses $V_{IL,MAX}$.	Time for Dn to reach $V_{TERM-EN}$		35ns + $4*UI$	
$T_{HS-PREPARE}$	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	$40ns + 4*UI$		85 ns + $6*UI$	ns

$T_{HS-PREPARE} + T_{HS-ZERO}$	$T_{HS-PREPARE}$ + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	$145ns + 10*UI$			ns
$T_{HS-TRAIL}$	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	$60ns + 4*UI$			ns
$T_{LPX(M)}$	Transmitted length of any Low-Power state period of MCU to display module	50		150	ns
$T_{TA-SURE(M)}$	Time that the display module waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	$T_{LPX(M)}$		$2*T_{LPX(M)}$	ns
$T_{LPX(D)}$	Transmitted length of any Low-Power state period of display module to MCU	50		150	ns
$T_{TA-GET(D)}$	Time that the display module drives the Bridge state (LP-00) after accepting control during a Link Turnaround.		$5*T_{LPX(D)}$		ns
$T_{TA-GO(D)}$	Time that the display module drives the Bridge state (LP-00) before releasing control during a Link Turnaround.		$4*T_{LPX(D)}$		ns
$T_{TA-SURE(D)}$	Time that the MPU waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	$T_{LPX(D)}$		$2*T_{LPX(D)}$	ns

4. Display RESET Timing Characteristics

Reset input timing



IOVCC=1.65 to 1.95V, VCI=2.8 to 3.2V, GND=0V, Ta=-20 to 70°C

Timing Parameters

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
t_{RESW}	*1) Reset low pulse width	RESX	10	-	-		μs
t_{REST}	*2) Reset complete time	-	-	-	5	When reset applied during Sleep in mode	ms
		-	-	-	120	When reset applied during Sleep out mode	ms


Note 1. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5 μs	Invalid Reset
Longer than 10 μs	Valid Reset
Between 5 μs and 10 μs	Reset Initialization Procedure

Note 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for H/W reset.

Note 3. During Reset Complete Time, data in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (t_{REST}) within 5ms after a rising edge of RESX.


Note 4. Spike Rejection also applies during a valid reset pulse as shown below:




Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

5. Recommended Operating Sequence


State Diagram




Power Structure



Power on sequence



Power off sequence



Please follow TPS's main FPC design suggestion.

Timing settings of Green are controlled by display driver IC. (The settings couldn't be adjusted.)

Timing settings of Red are controlled by DC/DC power IC. (The settings couldn't be adjusted.)

Initial Setting:

Item	Parameter Quantity	Address	P0
Reference H381DLN01 Application Note			

Sleep Out:

Item	Parameter Quantity	Address	P0
1	1	0x11	0x00

Display On:

Item	Parameter Quantity	Address	P0
1	1	0x29	0x00

Sleep In

Item	Parameter Quantity	Address	P0
1	1	0x10	0x00

Display Off:

Item	Parameter Quantity	Address	P0
1	1	0x28	0x00

D. Optical Specification

All optical specifications are measured under typical condition. (Note 1)

Item		Abbr.	Min.	Typ.	Max.	Unit	Remark
Brightness		Y @ $\theta=0^{\circ}$	80	100		nits	Note 2
Contrast ratio		@ $\theta=0^{\circ}$	3000	--	--	--	
		@ $\theta=60^{\circ}$	900	--	--	--	
		@ $\theta=80^{\circ}$	480	--	--	--	
Viewing angle (CR > 480)		Top	80	--	--	Deg.	
		Bottom	80	--	--	Deg.	
		Left	80	--	--	Deg.	
		Right	80	--	--	Deg.	
Chromaticity (CIE1931)	Red	x	0.640	0.670	0.700	--	Note 3
		y	0.300	0.330	0.360	--	
	Green	x	0.186	0.236	0.286	--	
		y	0.661	0.711	0.761	--	
	Blue	x	0.090	0.130	0.170	--	
		y	0.025	0.065	0.105	--	
	White	x	0.28	0.30	0.32	--	
		y	0.29	0.31	0.33	--	
Uniformity		9 points	70	--	--	%	Note 4
Flicker			--	--	30	dB	Note 5
Crosstalk			--	--	4.0	%	Note 6
Life Time		95% @ 25°C	100			hrs	Note 7
Response Time		25°C Between 10% & 90%			2	ms	For Reference

Please follow TPS's main FPC design suggestion.


If you don't follow the TPS's main FPC design suggestion, then optical performance is not guaranteed.

Note 1: **Typical Condition**

Optical characteristics should be measured at the **center area** of the display with **Konica Minolta CA-310** and at the ambient temperature = **25°C ± 2°C** and in the dark room.

Note 2: **Viewing Angle & Contrast Ratio**

The optical performance is specified as the driver IC located at $\phi = 270^\circ$.



Contrast ratio is calculated with the following formula:

$$\text{Contrast ratio (CR)} = \frac{\text{Photo detector output when OLED is at "White" pattern}}{\text{Photo detector output when OLED is at "Black"}}$$


Note 3: **Chromaticity**

Chromaticity of **R, G, B** pattern are measured at Gray Level "**255**".

Chromaticity of **White** pattern are measured at Gray Level "**255**".

Note 4: Uniformity

$$\text{Uniformity under White (L255) pattern} = \frac{\text{minimum luminance of 9}}{\text{maximum luminance of 9}}$$



Note 5: Flicker

Suggested Instruments: **Konica Minolta CA-310**

Measuring Point: **Center point of 128th gray**

The flicker level is defined using Fast Fourier Transformation (FTT) as follows:

$$Flicker = 20 \log_{10} \left(2 \frac{f_{FFTC}(n)}{f_{FFTC}(0)} \right) + FS(Hz) \quad (dB)$$

where $f_{FFTC}(n)$ is the n th FFT coefficient, and $f_{FFTC}(0)$ is the 0th FFT coefficient which is DC component. $FS(Hz)$ is the flicker sensitivity as a function of frequency.

The flicker level shall be measured with the test pattern in below.

Test Pattern: **L128 Gray**




Note 6: **Crosstalk**

Crosstalk shall be calculated by the luminance of **B1~B4** and **G1~G4** in the patterns shown below.

Box Pattern: **L128** gray level background with a **L255** White window in the central area.

Gray Pattern: **L128** gray level background only.



Crosstalk

$$\equiv \text{Maximum} : \left\{ \frac{|B1 - G1|}{G1}, \frac{|B2 - G2|}{G2}, \frac{|B3 - G3|}{G3}, \frac{|B4 - G4|}{G4} \right\} \times 100\%$$

Note 7: **Life Time**

OLED life time is defined by the **Minimum Duration Time** that the luminance is decayed to a specific ratio (ex. **95%**) of initial state.

Test Pattern under duration period: **L255** White

E. Reliability Test Items

In the standard condition, there should **not** be any display function NG issue occurred during the reliability test and the performance is confirmed after panel is left at room temperature.

All the cosmetic specifications are judged only **before** the reliability stress.

No.	Test items	Conditions		Remark
1	High Temperature Storage	T= 80℃	100Hrs	Note 1
2	Low Temperature Storage	T= -40℃	100Hrs	
3	High Temperature Operation	T= 70℃	100Hrs	
4	Low Temperature Operation	T= -20℃	100Hrs	
5	High Temperature & Humidity Operation	T= 60℃ . 90% RH	100Hrs	
6	Thermal Shock	-30℃ ~ 80℃ , 30 cycle, 1Hrs/cycle		Non-operation
7	Electrostatic Discharge	Contact = ± 4 kV, Class B Air = ± 8 kV, Class B		Note 2
8	Vibration (With Carton)	1.5Grms, 10~200Hz Total time: 90 mins (30 mins/axis for X, Y, Z)		
9	Drop (With Carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces		


Note 1 : T= Ambient Temperature

Please follow TPS 's main FPC design suggestion.

If you don't follow the TPS's main FPC design suggestion, then reliability items are not guaranteed.

Note 2: All test techniques follow IEC 61000-4-2 standard.

Test Condition		Note
Pattern		
Procedure & Set-up	<u>Contact Discharge</u> : 330Ω, 150pF, 1sec, 5 point, 10 times/point <u>Air Discharge</u> : 330Ω, 150pF, 1sec, 5 point, 10 times/point	

		
Criteria	Class B – Some performance degradation allowed. No data lost. Self-recoverable hardware failure.	
Others	1. Air Discharge: Gun to Panel Distance>1cm 2. No MiPi D-PHY command, keep default register settings.	

confidential for eRay


Internal Use Only

F. Precautions

1. Do not twist or bend the module and prevent the unsuitable external force for display module during assembly.
2. Adopt measures for good heat radiation. Be sure to use the module within the specified temperature.
3. Avoid dust or oil mist during assembly.
4. Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the module.
5. Less EMI: it will be more safety and less noise.
6. Please operate module in suitable temperature. The response time & brightness will drift by different temperature.
7. Avoid to display the fixed pattern (exclude the white pattern) in a long period; otherwise, it will cause image sticking.
8. Be sure to turn off the power when connecting or disconnecting the circuit.
9. Display surface never likes dirt or stains.
10. A dewdrop may lead to destruction. Please wipe off any moisture before using module.
11. Sudden temperature changes cause condensation, and it will cause polarizer damaged.
12. High temperature and humidity may degrade performance. Please do not expose the module to the direct sunlight and so on.
13. Acetic acid or chlorine compounds are not friends with TFT display module.
14. Static electricity will damage the module; please do not touch the module without any grounded device.
15. Do not disassemble and reassemble the module by self.
16. Be careful do not touch the rear side directly.
17. No strong vibration or shock. It will cause module broken.
18. Storage the modules in suitable environment with regular packing.
19. Be careful of injury from a broken display module.
20. Please avoid the pressure adding to the surface (front or rear side) of modules, because it will cause the display non-uniformity or other function issue.

G. Packing Information

Packing Form



Module Outline

